

Aufgabenblatt 11: Protokollbeschreibungen in VHDL

Auf diesem Blatt sind drei asynchrone Busprotokolle dargestellt. Ergänzen Sie die Beschreibung bzw. das Ablaufdiagramm für "non-interlocked-", "half-interlocked-" und "fully-interlocked-" Protokolle. (Welches Diagramm ist was?)

Berechnen Sie die gesamte Transfer-Zeit (angenommen $t_1=200\text{ns}$, $t_2=300\text{ns}$, $t_3=300\text{ns}$, $t_4=250\text{ns}$; Kanalverzögerung $t_k=100\text{ns}$).

Aufgabe 1: -----interlocked

Source	Destination	Signalverlauf
<pre>wait (start_transfer'event and start_transfer= '1'); bus_lines <= data; DR <= '0', '1' after t1, '0' after t2; wait (DA'event and DA = '1') or (DE'event and DE = '1'); RELEASE_BUS_LINES; START_TRANSFER after t4;</pre>	<pre>wait (DR'event and DR='1'); receive_buffer <= bus_lines; if no_error then DA <= '1','0' after t3; else DE <= '1','0' after t3; end if;</pre>	

Aufgabe 2: -----interlocked

Source	Destination	Signalverlauf
<pre>wait (start_transfer'event and start_transfer= '1'); bus_lines <= data; DR <= '0', '1' after t1; wait (DA'event and DA = '1') or (DE'event and DE = '1'); RELEASE_BUS_LINES; DR <= '0'; START_TRANSFER after t3;</pre>	<pre>wait (DR'event and DR='1'); receive_buffer <= bus_lines; if no_error then DA <= '1','0' after t2; else DE <= '1','0' after t2; end if;</pre>	

Aufgabe 3: -----interlocked

Source	Destination	Signalverlauf
<pre>wait (start_transfer'event and start_transfer= '1'); bus_lines <= data; DR <= '0', '1' after t1; wait (DA'event and DA = '1') or (DE'event and DE = '1'); RELEASE_BUS_LINES; DR <= '0'; wait (DA'event and DA = '0') or (DE'event and DE = '0'); START_TRANSFER;</pre>	<pre>wait (DR'event and DR='1'); receive_buffer <= bus_lines; if no_error then DA <= '1'; else DE <= '1'; end if; wait (DR'event and DR = '0') DA <= '0'; DE <= '0';</pre>	